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Abstract
A new architecture is presented for the implementation of
fuzzy systems using analog-digital techniques. This architecture
is directed towards allowing the implementation of many rules on
the same chip, including the fuzzy inference engine and the
defuzzifier. This approach is based on a total or partial sequential
operation of both the fuzzifier and the defuzzifier. A basic opera-
tional cell for a membership function circuit as well as its pro-
grammable version are described and used for realizing the
proposed architecture in a CMOS technology.
1. INTRODUCTION
Hardware implementations of fuzzy logic are attracting
more and more the attention of researchers, the effectiveness of
the actual circuits being a critical point for system builders to
adopt fuzzy solutions. Besides the results obtained from purely
digital approaches, it seems interesting to explore the possibilities
offered by analog techniques, especially in terms of using the best
of both worlds to come up with efficient circuits.
This communication addresses the development of fuzzy
circuits combining analog and digital techniques. This is carried
out at two levels: architecture, and cell design. At the first level,
the bottlenecks of reported circuits are considered. In particular,
we will focus on Yamakawa’s (1) since, although his architecture
is a valid solution in many practical cases, it seems interesting to
look for modifications able to handle the design of systems with
many rules. A way to do that may be based on trading speed and
interconnection complexity by resorting to the use of a sampled
data approach. An additional advantage of this approach is the
compatibility with some well-founded analog techniques that can
help in the design of the defuzzifier.
2. SERIAL ARCHITECTURE
An alternative architecture is proposed to cope with systems
with many rules. The new architecture uses essentially the same
basic cells proposed by Yamakawa, but the coefficients are stored
in a digital memory, the number of rules per chip is strongly
increased, and both the fuzzifier and the defuzzifier may be
included in the same chip.
An overall view of the new architecture is shown in Figure
1, where its main blocks are detailed. Essential to this technique
is the definition of an operation cycle, whose duration will depend
on the precision we try to attain. This operation cycle will be
defined in terms of N+1 cycles of a fundamental clock. Each Con-
trol Rule is implemented by a digital RAM, a Digital/Analog Cur-
rent Converter, some Membership Function Circuits (MFC) and
MIN gates. Started an operation cycle, the D/A converter will pro-
vide every clock cycle one value of current for truncating the val-
ues coming from the MFC’s. Hence, the converter performs as a
serial Membership Function Generator (MFG) instead of working
in parallel (as proposed by Yamakawa). In other words, the N bus
lines used by Yamakawa as a fuzzy word are changed into N suc-
cessive samples representing such a word onto a simple wire. The
outputs from every Control Rule are processed by a MAX gate
and fed the defuzzifier, which implements a center of gravity
method. The first stage of this is formed by two iterative analog
adders (discrete-time), preparing the numerator and the denomi-
nator of a discrete divider. After N clock cycles the divider will
give the final output. A ramp generator is required to provide the
defuzzifier with both the upper adder coefficients and the internal
timing of the divider.
In principle this architecture is slower than a parallel coun-
terpart. However, since the area required for a parallel implemen-
tation is enormous (mainly because of the number of bus lines),
solutions reported are based on connecting several (or even many)
chips instead of a one-chip alternative. Then, the external inter-
connection delays bring forth a problem associated with higher
delay time as compared with the ideal implementation in just one
chip. The aim of the proposed serial approach is to establish a
trade-off between operational speed and silicon area occupation,
but taking into account the value of actual delays when several
chips must be connected. Thus, we can sacrifice a part of the inter-
nal speed (throughout a sequential operation) to be sure that many
more rules can be implemented on-chip, this avoiding external
connections other than I/O pins.
3. DESIGN SPACE
Before going in depth into actual circuits, we need to dis-
cuss the abstract design space where we can make moves. Since
speed is essential and current-based processing is normally faster
than voltage-based, we decided to handle any information pro-
cessing by means of currents. The only exception are those cir-
cuits requiring to store this information either temporarily or
permanently, as well as I/O pads.
Processing using MOS current mirrors is a natural candi-
date, especially after the results in (2). However, there are a few
drawbacks to consider. Channel modulation effects, matching
errors and threshold offsets may degrade their performance. Also,
previously reported circuits (3) (4) are a kind of piecewise- linear
functions, the resulting transfer characteristic being formed by
concatenating 2-piece component operators. Adjustment of these
characteristics are strongly influenced by dimension errors, the
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result being especially significant when precise cancellation or
compensation of slopes are required. Then, besides a dimensions
reduction, an implementation procedure less sensitive to mis-
matching must be looked for.
Another consideration is concerning the type of curves
encountered when “typical” rules are implemented. Instead of
arbitrary transfer characteristics, we usually need symmetrical,
equally spaced triangular and/or trapezoidal functions, with pro-
grammable slopes and a relationship involving the different
parameters to be programmed. With this in mind, a cell providing
a symmetrical two-branch input-output characteristic would be
preferable to any other implementation.
In what follows the integrated circuit realization of this
structure will be discussed. After presenting the serial architecture
the next step is to deal with alternative implementations for the
basic cells. Our aim is to find an optimal implementation taking
advantage of VLSI techniques and following the same principles
that have oriented our search for a practical architecture, we focus
on practical aspects rather than in generality. The on-going activ-
ity has targeted the implementation of the fuzzy inference engine.
For the sake of space, only the basic cells of the fuzzifier will be
presented herein. In particular, let us concentrate in the implemen-
tation of the MFC’s.
4. BASIC CELL
The kernel of our fuzzifier is a MFC able to provide a wide
number of membership functions as those referred above as well
as allow some kind of reconfigurability throughout electrical pro-
gramming. Figure 2-a shows a circuit implementation for this
basic cell. Before explaining the circuit operation, we need to
define the four parameters required to identify any trapezoid rep-
resenting a fuzzy set. In Figure 2-b, all these parameters are
depicted; with the exception of the slope m, these parameters are
named Ij because they are associated to actual currents in the cir-
cuit of Figure 2-a.
Transistors T1 and T2 in Figure 2-a together with the current
mirror M1 perform as a current rectifier for the signal difference
Iin−Iaux (5). Iin is the MFC input current and Iaux is a current value
to set up the symmetry axis for the membership function. When
this difference is positive, transistor T2 is off, transistor T1 is con-
ducting and forces a current out of the mirror M1, this current is a
copy of −(Iin−Iaux) and drives the mirror M2. On the contrary,
when Iin−Iaux is negative, transistor T1 is off, transistor T2 con-
ducts, and the mirror M2 is driven by a copy of the input current
difference.
Fig. 2: (a) Circuit schematic for the MFC basic cell,
(b) parameters used to identify a symmetrical trapezoid.
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Fig. 1: Proposed architecture for the fuzzy controller.
 In both situations described above, a constant current Isat is
subtracted at the input of the mirror M2. This mirror multiplies its
input current by a factor m, to provide some control on the mem-
bership function slope. The value m can be fixed by selecting the
aspect ratios of transistors forming this current mirror. Finally, Iref
is added before the final stage (mirror M3). Then the output cur-
rent can be expressed by:
where
These expressions lead to a geometrical form of the input-
output relationship of the shape in Figure 2-b.
A few simulation results can be seen in Figure 3. Four dif-
ferent sets with all their functions of the same width are depicted
in Figure 3-a. Cases where the width is different might be found
in practice, like the two sets represented in Figure 3-b.
5. PROGRAMMABLE CELL
The circuit in Figure 2-a does not only give an input-output
characteristic as is required for a membership function but it paves
the way for adding programmability in a rather straightforward
manner. Since there are three parameters in Figure 2-b that corre-
Iref − mIa if Iref > mIa
0 otherwise
Io =
|Iin − Iaux| − Isat if |Iin − Iaux| > Isat
0 otherwise
Ia =
spond to currents, they can be actually changed by changing the
bias current supplied to the involved node. On the other hand, for
the fourth parameter to be changed, the area ratio of transistors in
mirror M2 is made programmable by splitting these transistors
into several ones, and connecting and disconnecting the extra
transistors depending on the particular ratio required.
For the sake of programming simplicity, we have developed
a circuit structure that uses 8 bits to fix the actual function imple-
mented by the circuit in Figure 4. This structure can generate a
family of 5, 7, 9 or 11 membership functions, depending on the
value of bits C0 and C1. Within each family we can select either
triangles or trapezoids with a slope controlled by D0 and D1. Once
the number of labels and the function type have been chosen, bits
A0 to A3 allow to select the particular function to be implemented.
Figure 5 is intended for representing the different sets of member-
ship functions that can be implemented by means of the circuit in
Figure 4. Since this is a preliminary circuit, there is still room for
dealing with a few more sets using the same number of bits to re-
program the system.
In the actual circuit we have carried out a trade-off relating
dynamic range, area occupation, power and speed. For the avail-
able technology we selected Iref = 15 uA, and a maximum
dynamic range for Iin of 6 Iref.
Since this circuit must handle a variable number of labels on
a fixed interval, there are a few relationships constraining the
parameters. If we fix an overlap of 25% between two adjacent
functions, and we call 2Ib the width of lower base of the trapezoid
and E the number of labels:
Ib
4 I
ref⋅
E 1–
--------------------=
Fig. 3: Simulation results of the MFC. (a) Four sets of functions with the same width,
(b) two sets of functions with different width.
The current Ib drives the four-output mirror at the top of Fig-
ure 4 to generate the parameter Iaux with an expression given by:
On the other hand, the parameter Isat is obtained from Ib, Iref
and m according to the expression:
With the constraints chosen in the implementation of the
programmable MFCs, the scaling of Iref to obtain Ib and Isat is per-
formed by the two identical circuits surrounded by dashed lines in
Figure 4. Finally, the block surrounded by a dotted line in Figure
4 correspond to the programmable version of the mirror M2 in the
basic cell of Figure 2-a.
6. CONCLUDING REMARKS
We have reported a new architecture for a fuzzy controller.
Our approach takes the advantages offered by analog and digital
techniques. A sampled data implementation has been chosen for
the fuzzy inference engine and the defuzzifier. We have also pro-
posed and implemented a CMOS basic cell for the MFC and its
programmable version, able to generate different sets of member-
ship functions selected by an eight-bit digital register.
REFERENCES
[1] T. Yamakawa, “High-Speed Fuzzy Controller Hardware
System: The Mega FIPS Machine”, Elsevier Science Pub.
Comp. Inc., 1988.
[2] T. Yamakawa, T. Miki and F. Ueno, “The design and
fabrication of the current mode fuzzy logic semi-custom IC
in the standard CMOS IC technology”, Proc. 15th IEEE Int.
Symp. Multiple-Valued Logic, pp. 76-82, May 1985.
[3] T. Yamakawa and H. Kabuo, “A Programable Fuzzifier
Integrated Circuit: Synthesis, Design and Fabrication”,
Elsevier Science Pub. Comp. Inc., 1988.
[4] T. Inoue, F. Ueno and T. Motomura, “Analysis and Design
of Analog CMOS Building Blocks for Integrated Fuzzy
Inference Circuits”, ISCAS, 1991.
[5] Z. Wang, “Novel Pseudo RMS Current Converter for
Sinusoidal Signals Using a CMOS Precision Current
rectifier”, IEEE trans. Instrumentation and Measurement,
Vol. 39, N. 4, August 1990.
I
aux
3
2
--- Ib⋅∝
I
sat Ib
I
ref
m
------------–=
Membership functionsC1 C0  D1  D0
1     1    1     1
1     1    1     0
1     1    0     1
1     1    0     0
1     0    1     0
1     0    0     1
1     0    0     0
0     1    0     1
0     1    0     0
0     0    0     0
Iin
Iaux
Vb
T1
T2
M1C0 C1
D1 D0
A0 A2 A3
Io
Iref
Isat
Ib A1
D1 D0
: 1: 1: 10.5 1 : 1 : 0.5
1 : 1 : 1 : 0.5
1 : 3/2 : 2·3/2  : 4·3/2 : 8· 3/2
: 1
M3
Ia
Fig. 4: Circuit schematic for the programmable MFC. Fig. 5: Function sets implemented by the programmable MFC.
